DSP Algorithm based Enhanced Phase Locked Loop Scheme for DSTATCOM

J. Bangarraju¹ V. Rajagopal² A. Jaya Laxmi³

Abstract-This paper deals with Enhanced Phase Locked Loop Control scheme for Distributed Static Compensator (DSTATCOM) in the distribution system. The proposed control scheme based DSTATCOM eliminates current harmonics, maintains unity power factor at source, zero voltage regulation and load balancing. The Enhanced Phase Locked Loop (EPLL) Control scheme is based on Digital Signal Processing (DSP) which is used to extract fundamental component of active and reactive currents for generation of reference source currents. The DSTATCOM consists of sixleg based voltage source converter (VSC) which uses unipolar switching which doubles the switching frequency and reduces size of the filtering circuit. The zig-zag/three singlephase transformers reduce DC bus voltage and acts as a neutral current compensator. The proposed control scheme for six-leg DSTATCOM is modeled and validated in MATLAB R2012b by using simpower systems toolbox.

Keywords–Distributed static compensator (DSTATCOM), unity power factor, zero voltage regulation, enhanced phase locked loop (EPLL), distribution system, resonant converter, simulation, ac analysis.

I. INTRODUCTION

Three phase four wire systems have been used to supply single-phase linear/non-linear loads, such as office automation machines, fans, computer loads, lighting ballasts etc in the distribution systems. These loads in the distribution system experience severe power quality (PQ) problems, such as high reactive power requirement, poor voltage regulation, current harmonics, excessive neutral current, voltage flicker, sag, swell and load unbalancing [1–3]. To limit PQ problems, IEEE and IEC have proposed many standards such as IEEE Std.141-1993, IEEE Std. 519-1992, IEC 1000-3-2 etc. [4-6]. Custom Power Devices (CPDs) are used as solutions for problems discussed in the literature. DSTATCOM is proposed for mitigation of PQ problems in the current, Dynamic Voltage Restorer (DVR) is used for compensating the PQ problems in the voltage whereas the Unified Power-Quality Conditioner (UPQC) is proposed for compensating both current and voltage problems. The DSTATCOM is a shunt connected CPD used for power factor correction, zero voltage regulation, current harmonic suppression and load balancing. The review of control algorithms and its development are discussed in many papers [7–9]. The performance of DSTATCOM mainly depends upon quick extraction of reference currents using control algorithms [10]. Different Phase

Locked Loop (PLL) techniques are described for accurate and reliable control [11]. The various classifications of phased locked loops are Parke PLL, adaptive SRF-PLL, multi-complex coefficient-filter based PLL, EPLL, and Power based PLL for various applications [12-16].

In this paper, DSP Algorithm based Enhanced Phase Locked Loop Control Scheme for DSTATCOM is proposed to eliminate the current harmonics, corrects the Power factor, regulates the terminal voltage and balances the source current even when the load currents are unbalanced. The features of DSP based EPLL scheme is

- i. Control scheme is simple and hardware implementation in DSP is easy.
- ii. EPLL scheme adopts deviations in amplitude of the voltage, phase angle and frequency of input and gives fast accurate response.
- iii. It will extract accurate fundamental components from distribution system or supply [17-20].

Three phase four-wire neutral current consists of triplen harmonic currents and zero-sequence neutral currents passing through neutral conductor and hence overloads it. An isolated zig-zag/three single phase transformer is used to mitigate excessive neutral currents [21–23].

II. DSTATCOM SYSTEM CONFIGURATION

The schematic diagram of six-leg VSC based DSTATCOM with EPLL control algorithm is shown in Fig.1. The proposed DSTATCOM is connected at Point of Common Coupling (PCC) of three phase supply having source impedance and three phase linear/non-linear load. The DSTATCOM consists of twelve IGBTs based voltage source converter (VSC) through three interfacing inductors on the ac side and one capacitor on dc side. A six-leg IGBT VSC based requires uni-polar switching and doubles switching frequency so that higher order harmonics can be eliminated by using filter circuit. The DSTATCOM injects compensating currents (i_{ca}, i_{cb}, i_{cc}) in such a way that elimination harmonics, unity power factor at the source, zero voltage regulation and load balancing. A Ripple filter consists of resistance (R_i) and capacitance (C_f) connected across PCC to compensate high frequency voltage harmonics.

The transformer primary winding is connected in zigzag connection and secondary winding is connected to three single phase transformer so as to reduce DC bus voltage. The isolated zigzag/three single phase transformer is used to compensate neutral current. The zigzag transformer is designed in such a way that magneto motive force (mmf) is balanced in all three phases of the transformer. The design and selection of DSTATCOM and zigzag/three single phase transformers is explained in the following section.

The paper first received 16 June 2014 and in revised form 15 Nov 2014. Digital Ref: APEJ-2012-06-0440

^{1,2} Department of Electrical Engineering, B V Raju Institute of Technology, Narsapur, Medak (Dist), Telangana, India, Pin-502313 E-mail: rajujbr@gmail.com, rajsarang@gmail.com

³ Department of Electrical Engineering, Jawaharlal Nehru Technical University College of Engineering, Kukatpally, Hyderabad,--500085, Telangana, India, E-mail: aj11994@yahoo.co.in



Fig.1 Schematic diagram and control algorithm of six-leg VSC based DSTATCOM

A. Design and selection of zigzag transformer

 V_{a1} , V_{a2} , V_{b1} , V_{b2} , V_{c1} , V_{c2} are the voltages across each phase winding and V_a , V_b , V_c are resultant voltages of each phase winding which are shown in Fig. 2.

Assume that input voltage to zig-zag transformer (V_{ab}) =415V then per phase voltage of each winding are $V_{an}=V_{bn}=V_{cn}=239.6$ V, $V_{a1}=V_{b1}=V_{c1}=138.3$ 3V and $V_{a2}=V_{b2}=V_{c2}=138.3$ 3V.

B. Design and selection of DSTATCOM

Table.1 shows design and selection values of six-leg DSTATCOM. It consists of DC bus capacitor, DC bus capacitor voltage, ripple filter (R_f and C_f) and Interface inductor(L_{ac}).where V_L is voltage of three phase transformer which is taken as 239.6 V, modulation index (m) is 1, minimum voltage level (V_{mindc}) is 391.26 V, DC bus reference voltage (V_{dc}) is selected as 400V by using zig-zag/three single phase transformer, overloading factor (k) is taken as 1.1, phase current (I_{ph}) is taken as 25 A, phase voltage (V_{ph}) is taken as 239.60 V, time (t) is taken as 5%, PWM switching frequency (f_s) is taken as 20 kHz , interface ac inductance (L_f) is taken as 2.0 mH, ripple filter series resistance (R_f) is taken as 5 Ω and ripple filter series capacitance (C_f) is taken as 6 μ F.

III. PROPOSED CONTROL SCHEME

The dynamic performance of a DSTATCOM is based upon quick and accurate extraction of fundamental component of load currents. Fig.1. shows schematic diagram and Enhanced Phase Locked Loop control Scheme for DSTATCOM to estimate reference source currents. The three-phase supply voltage/phase are v_{sa} , v_{sb} , v_{sc} , three phase supply currents are i_{sa} , i_{sb} , i_{sc} , three phase compensating currents are i_{ca} , i_{cb} , i_{cc} , three phase reference source currents are i_{sa}^* , i_{sb}^* , i_{sc} , three phase load currents are i_{La} , i_{Lb} , i_{Lc} and reference DC bus voltage is v_{dc} .

The three phase supply voltages/phase (v_{sa} , v_{sb} , v_{sc}) can be represented as follows:

$$v_{sa} = v_{mp} \cos(\omega t) \tag{1}$$

$$v_{sb} = v_{mp} \cos(\omega t - 120^\circ) \tag{2}$$

$$v_{sc} = v_{mp} \cos(\omega t - 240^\circ) \tag{3}$$

where v_{mp} is the maximum value of phase supply voltage. The resultant magnitude of three phase supply voltages can be determined as

$$v_t = \left[2/3 \left(v_{sa}^2 + v_{sb}^2 + v_{sc}^2 \right) \right]^{1/2}$$
(4)

The three supply voltages v_{sa} , v_{sb} and v_{sc} corresponding to in-phase components of unit templates are

$$u_{da} = v_{sa} / v_t, u_{db} = v_{sb} / v_t, u_{dc} = v_{sc} / v_t$$
(5)

The three supply voltages v_{sa} , v_{sb} and v_{sc} corresponding to quadrature-phase components of unit templates are

$$w_{qa} = -u_{db} / \sqrt{3} + u_{dc} / \sqrt{3}$$
 (6)

$$w_{qb} = \sqrt{3}u_{da} / 2 + (u_{db} - u_{dc}) / 2\sqrt{3}$$
(7)

$$w_{qc} = -\sqrt{3}u_{da} / 2 + (u_{db} - u_{dc}) / 2\sqrt{3}$$
(8)

Design Parameter	Formulae	Calculated value	Selected value
DC bus Capacitor Voltage	$V_{dc} = 2\sqrt{2}V_L / \sqrt{3}m$	V_{dc} = 391.2652V	<i>V_{dc}</i> =400V
DC Bus Capacitor	$\frac{1}{2}C_{dc}[(V_{dc}^2) - (V_{dcmn}^2)] = 3V_{ph}(kI_{ph})t$	$C_{dc} = 2600 \mu F$	$C_{dc} = 3000 \mu F$
Interface AC Inductor	$L_{ac} = (\sqrt{3}mV_{dc})/(12kf_s i_{cp-p})$	$L_f=1.9\mathrm{mH}$	$L_f = 2.0 \text{ mH}$
Ripple filter	$Z_{f} = \sqrt{(R_{f}^{2} + X_{c}^{2})}, X_{f} = \frac{1}{2\pi f_{s}L_{f}}$	Z_f =637 Ω	Z _f =637 Ω

Table 1: Design and selection of DSTATCOM parameters

The load harmonic currents can be represented by

$$i_{La} = \sum_{k=1}^{\infty} i_{kLa} \cos(k\omega t - \varphi_{ak})$$
(9)

$$i_{Lb} = \sum_{k=1}^{\infty} i_{kLb} \cos(k\omega t - \varphi_{bk} - \frac{2\pi}{3})$$
(10)

$$i_{Lc} = \sum_{k=1}^{\infty} i_{kLc} \cos(k\omega t - \varphi_{ck} + \frac{2\pi}{3}) \tag{11}$$

where i_{kLa} , i_{kLb} , i_{kLc} are the amplitudes of k^{th} harmonic load currents. The Φ_{ak} , Φ_{bk} , Φ_{ck} are the phase angles between supply voltage and k^{th} harmonic load currents.



Fig. 2: Zig-zag transformer and phasor diagram

The fundamental load component of each phase current can be estimated by using proposed DSP Algorithm based EPLL control scheme. In this proposed control scheme each phase 'a' extracts input signal from the load current (i_{La}) . The error signal (i_{err}) is obtained by the difference between load current (i_{La}) and fundamental load current (i_{Laf}) . In this DSP Algorithm based EPLL control scheme internal parameters a_1 , a_2 and a_3 are selected as (15), (9) and (1) respectively used to control transient and steady state [17-18]. Similarly other two phase fundamental load currents $(i_{Lbf}$ and i_{Lcf}) are also extracted in the same manner. The phase 'a' fundamental component of load current (i_{Laf}) is in phase with input current signal (i_{La}) and it has phase shift with reference to in-phase unit templates (w_{qa}) .

To extract amplitude of reactive power component of fundamental load current, Zero Crossing Detector (ZCD₂) is used on in-phase quadrature templates (u_{da}) are used. The extracted fundamental load current (I_{Laf}) is taken as input to Sample and Hold Circuit (SHC₂) and Zero Crossing Detector (ZCD₂) is used for trigger pulses block. The output of SHC₂ is considered as amplitude of fundamental reactive component load current (I_{Laq}). Similarly other two phase reactive power components of

fundamental load current (I_{Lbq} and I_{Lcq}) are also estimated. The average active and reactive power component of fundamental load current is calculated as

$$I_{Lp} = (I_{Lap} + I_{Lbp} + I_{Lcp})/3$$
(12)

$$I_{Lq} = (I_{Laq} + I_{Lbq} + I_{Lcq}) / 3$$
(13)

These DC component currents are passed through Low Pass Filter (LPF) to extract the active and reactive currents I_{Lp} and I_{Lq} .

i. Unity power factor (UPF) operation of DSTATCOM

The difference between reference DC bus capacitor voltage and actual DC bus voltage of DSTATCOM is taken as error in the DC bus. This error is given to Proportional Integral (PI) controller and output of PI is considered as current loss component (I_{lsp}) and is added to active component of current (i_{Lp}).

$$I_{lsp(m)} = I_{lsp(m-1)} + K_{dp} (V_{dc(m)} - V_{dc(m-1)}) + K_{di} V_{dc(m)}$$
(14)

where the error in DC bus at m^{th} sample instant is given by $V_{dc(m)} = V_{dc}^* - V_{dc(m)}$. The K_{dp} and K_{di} are proportional and integral constants of PI controller.

The reference active component of source current is calculated as

$$\boldsymbol{I}_{p} = \boldsymbol{I}_{Lp} + \boldsymbol{I}_{lsp} \tag{15}$$

ii. Zero voltage Regulation operation of DSTATCOM

The source current delivers same active component current I_p along with reactive power component I_q . The difference between actual amplitude of terminal voltage at PCC (V_l) and reference terminal voltage is taken as error at the AC bus.

 $I_{lsp(m)} = I_{lsp(m-1)} + K_{qp}(V_{t(m)} - V_{t(m-1)}) + K_{qi}V_{t(m)}$ (16) where the error in AC bus at *m*th sample instant is given by $Vt_{(m)} = V_t^* - V_{t(m)}$. The K_{qp} and K_{qi} are proportional and integral constants of PI controller. This error is given to Proportional Integral (PI) controller and output of PI is considered as current loss component (I_{lsq}) and added to active component current (I_{Lq}).

$$\boldsymbol{I}_{q} = \boldsymbol{I}_{Lq} - \boldsymbol{I}_{lsq} \tag{17}$$

iii. Reference source currents estimation and generation of gating pulses

The three phase reference active and reference source currents can be generated by using in-phase unit templates, quadrature unit templates, active power component and reactive power components

$$\dot{\boldsymbol{i}}_{sda} = \boldsymbol{I}_{p}\boldsymbol{u}_{da}, \dot{\boldsymbol{i}}_{sdb} = \boldsymbol{I}_{p}\boldsymbol{u}_{db}, \dot{\boldsymbol{i}}_{sdc} = \boldsymbol{I}_{p}\boldsymbol{u}_{dc}$$
(18)

$$\dot{i}_{sqa} = I_q u_{qa}, \\ \dot{i}_{sqb} = I_q u_{qb}, \\ \dot{i}_{sqc} = I_q u_{qc}$$
(19)

The three phase reference source currents $(i_{sa}^{*}, i_{sb}^{*}, i_{sc}^{*})$ can be generated by

$$\dot{\boldsymbol{i}}_{sa}^* = \dot{\boldsymbol{i}}_{sda} + \dot{\boldsymbol{i}}_{sqa} \tag{20}$$

$$\dot{i}_{sb}^* = \dot{i}_{sdb} + \dot{i}_{sqb} \tag{21}$$

$$i_{sc}^* = i_{sdc} + i_{sqc} \tag{22}$$

iv. Current Controlled PWM Generator for six-leg VSC

The error currents are obtained by the difference between reference source currents (i_{sa}^* , i_{sb}^* , i_{sc}^*) and source currents (i_{sa} , i_{sb} , i_{sc}). The equations are given by

$$\dot{i}_{aer} = \dot{i}_{sa}^* - \dot{i}_{sa} \tag{23}$$

$$\dot{i}_{ber} = \dot{i}_{sb}^* - \dot{i}_{sb} \tag{24}$$

$$\dot{i}_{cer} = \dot{i}_{sc}^* - \dot{i}_{sc} \tag{25}$$

To generate uni-polar gating pulses for six-leg VSC, the error-current signals $(i_{aer}, i_{ber}, i_{cer})$ are compared with triangular wave (i_{tri}) . The uni-polar switching doubles the PWM switching frequency so that it reduces the filter circuit requirement and improves performance of DSTATCOM.

 $i_{aer} > i_{tri}$ (phase 'a' in the left-leg VSC upper switch is on) $i_{aer} \le i_{tri}$ (phase 'a' in the left-leg VSC lower switch is on) $-i_{aer} > i_{tri}$ (phase 'a' in the right-leg VSC upper switch is on) $-i_{aer} \le i_{tri}$ (phase 'a' in the right-leg VSC lower switch is on) Similar logic is used for other two phases of H-bridge VSC.

v. Computation of PI Controller Gains

The DC and AC PI controller gains constants obtained using the Ziegler–Nichols step response technique. A step input of amplitude (U) is applied and the output response of the dc bus voltage is obtained for the open-loop system. The maximum gradient (G) and the point at which the line of maximum gradient crosses the time axis (T) are computed. The gains of the controller are computed using the following equations:

$$K_p = \left| 1.2U \,/\, GT \right| \tag{26}$$

$$K_p = \left| 0.6U / GT^2 \right| \tag{27}$$

The gain values for both the DC and AC PI controllers are computed and are given in the Appendix.

IV. SIMULATION RESULTS AND DISCUSSION

DSP Algorithm based EPLL control scheme based DSTATCOM along with zig-zag/three single phase transformer is modeled using MATLAB and simulation results are demonstrated for unity power factor, zero voltage regulation, elimination of harmonics, neutral current compensation and load balancing for three linear/non-linear loads. A. Performance of EPLL control scheme based DSTATCOM with linear loads for neutral current compensation and UPF operation

The dynamic performance of EPLL control scheme based DSTATCOM with linear loads balanced/unbalanced condition under UPF operation is depicted in Fig. 3. At t=0.75 sec, three phase load is changed to two phase load and at t= 0.85 sec again two phase load is changed to three phase load. The three phase supply voltages (v_{sa} , v_{sb} , v_{sc}), source currents (i_{sa} , i_{sb} , i_{sc}), load currents (i_{La} , i_{Lb} , i_{Lc}), compensating currents (i_{ca} , i_{cb} , i_{cc}), source neutral current (i_{sn}), load neutral current (i_{Ln}), DC bus voltage (v_{dc}) and terminal voltage(v_t) are depicted in Fig.3. At different variations in three phase load, it is observed that supply voltages, source currents are balanced and harmonic free, supply neutral current is almost zero, DC bus voltage is maintained close to reference DC bus voltage of 400V and unity power factor at the source voltage and source current

B. Performance of EPLL control scheme based DSTATCOM with non-linear loads for neutral current compensation and UPF operation

The dynamic performance of EPLL control scheme based DSTATCOM with Non-linear loads balanced/unbalanced condition under UPF operation is depicted in Fig. 4. At t=0.75 sec, three phase load is changed to two phase load and at t=0.85 sec again two phase load is changed to three phase load. The three phase supply voltages (v_{sa}, v_{sb}, v_{sc}) , source currents (i_{sa} , i_{sb} , i_{sc}), load currents (i_{La} , i_{Lb} , i_{Lc}), compensating current (i_{ca}, i_{cb}, i_{cc}) , source neutral current (i_{sn}) , load neutral current(i_{Ln}),DC bus voltage(v_{dc}) and terminal $voltage(v_t)$ are depicted in Fig. 4. At different variations in three phase load it was observed that supply voltages, source currents are balanced and harmonic free, supply neutral current is almost zero, DC bus voltage is maintained close to reference DC bus voltage of 400V and unity power factor at the source voltage and source current. The source voltage and source current THDs are 2.59% and 2.78% whereas load THD is 91.55%.

C. Performance of EPLL control scheme based DSTATCOM with linear loads for neutral current compensation and zero voltage regulation operation

The dynamic performance of EPLL control scheme based DSTATCOM with linear loads balanced/unbalanced condition under zero voltage regulation operation is depicted in Fig. 5. At t=0.75 sec, three phase load is changed to two phase load and at t= 0.85 sec again two phase load is changed to three phase load. The three phase supply voltages (v_{sa}, v_{sb}, v_{sc}) , source currents (i_{sa}, i_{sb}, i_{sc}) , load currents (i_{La} , i_{Lb} , i_{Lc}), compensating current (i_{ca} , i_{cb} , i_{cc}) source neutral current (i_{sn}) , load neutral current (i_{Ln}) , DC bus voltage (v_{dc}) and terminal voltage (v_t) are depicted in Fig .5. At different variations in three phase load it is observed that supply voltages, source currents are balanced and harmonic free, supply neutral current is almost zero, unity power factor at the source, DC bus voltage and voltage at PCC are maintained close to reference values of 400V and 339 V respectively.

D. Performance of EPLL control scheme based DSTATCOM with Non-linear loads for neutral current compensation and zero voltage regulation operation The dynamic performance of EPLL control scheme based DSTATCOM with non-linear loads balanced/unbalanced condition under zero voltage regulation operation is depicted in Fig. 6. At t=0.75 sec, three phase load is changed to two phase load and at t= 0.85sec again two phase load load is changed to three phase load. The three phase supply voltages (v_{sa} , v_{sb} , v_{sc}), source currents (i_{sa} , i_{sb}).



Fig. 3: Performance of DSP algorithm based EPLL control scheme for DSTATCOM with linear loads under UPF operation.



Fig. 4: Performance of DSP algorithm based EPLL control scheme for DSTATCOM with non-linear loads under UPF operation.



Fig. 5: Performance of DSP algorithm based EPLL Control scheme for DSTATCOM with linear loads under zero voltage regulation operation.



Fig. 6: Performance of DSP Algorithm based EPLL Control scheme for DSTATCOM with non-linear loads under zero voltage regulation operation

J. Bangarraju et. al: DSP Algorithm based Enhanced Phase...



Fig. 7: Harmonic spectra of source voltage, source current and load current.

 i_{sc}),load currents (i_{La} , i_{Lb} , i_{Lc}), compensating current(i_{ca} , i_{cb} , i_{cc}), source neutral current (i_{sn}), load neutral current (i_{Ln}), DC bus voltage (v_{dc}) and terminal voltage (v_i) are depicted in Fig .6. At different variations in three phase load it was observed that supply voltages, source currents are balanced and harmonic free, supply neutral current is almost zero, unity power factor at the source, DC bus voltage and voltage at PCC are maintained close to reference values of 400V and 339V respectively. The source voltage and source current THD are 2.28% and 2.64% whereas load THD is 91.85% are shown in Fig.7.

VI. CONCLUSION

The dynamic performance of DSP Algorithm based EPLL control scheme for six-leg VSC based DSTATCOM with linear/non-linear loads gives satisfactory results. The performance of DSTATCOM demonstrated for neutral current compensation under unity power factor and zero voltage regulation modes along with harmonic elimination. The zigzag/three single phase transformers has maintained source neutral current which is almost equal to zero and act as a neutral current compensator. The six-leg VSC uses uni-polar switching which doubles frequency so that filter requirement is reduced. The DC bus voltage is regulated to reference value of 400V in all variations of loads during unity power factor and zero voltage regulation operation. The terminal voltage is regulated to reference value of 339V in all variations of load during zero voltage regulation. The three phase non-linear load draws a load current of total harmonic distortion (THD) of 91.85% whereas source voltage and current are having a THD of 2.28% and 2.64% respectively. These THDs of source voltage and source currents are within the limits of IEEE-519 & IEC 1000-3-2 standards.

APPENDIX

Three phase supply line voltage: 415V, 50Hz Supply Impedance: $R_s=0.04\Omega$, $L_s=4$ mH Loads:

i. *Linear load*: R_L =12 Ω and L=25mH

ii.Non-linear loads: Three single phase diode bridge rectifier with $R=12 \Omega$ and $C=500 \mu F$

Ripple filter at PCC: $R_f = 5 \Omega$ and $C_f = 5 \mu F$

DSTATCOM:

DC bus capacitor C_{dc} =3000 µF DC bus Voltage: 400V DC bus voltage PI controller: K_{dp} =0.5, K_{di} =0.8 AC bus voltage PI controller: K_{qp} =1.02, K_{qi} =0.65 PWM switching frequency: 20 kHz.

REFERENCES

- A. Ghosh and G. Ledwich, "Power Quality Enhancement using Custom Power devices", Kluwer Academic Publishers, London, 2002.
- [2] R. C. Dugan, M. F. McGranaghan and H. W. Beaty, "Electric Power Systems Quality", 2nd Edition, New York, McGraw Hill, 2006.
- [3] M. H. J. Bollen, "Understanding Power Quality Problems: Voltage Sags and Interruptions", ser. IEEE Press Power Eng. Piscataway, NJ: IEEE, 2000.
- [4] "IEEE Recommended Practice for Electric Power Distribution for Industrial Plants", IEEE Std. 141, 1993.
- [5] "IEEE Recommended Practices and Requirements for Harmonics Control in Electrical Power Systems", IEEE Std.519, 1992.
- [6] "Electromagnetic Compatibility (EMC)—Part 3: Limits-Section 2: Limits for Harmonic Current Emissions (Equipment Input Current>16A per Phase)", IEC1000-3-2 Document1st ed., 1995.
- [7] F. Barrero, S. Mart nez, F. Yeves, and P. M. Martinez, "Active power filters for line conditioning: A critical evaluation", *IEEE Trans. on Power Del.*, vol. 15, no. 1, pp. 319-325, Jan. 2000.
- [8] A. M. Massoud, S. J. Finney, and B. W. Williams, "Review of harmonic current extraction techniques for an active power filter", in Proc. 11th Int. Conf. Harmonies Quality Power, pp. 154-159, 2004.
- [9] L. Sainz and J. Balcells, "Harmonic interaction influence due to current source shunt filters in networks supplying nonlinear loads", *IEEE Trans. on Power Del.*, vol. 27, no. 3, pp. 1385-1393, Jul. 2012.
- [10] B. Singh and J. Solanki, "A comparison of control algorithms for DSTATCOM", *IEEE Trans .on Ind. Electron.*, vol. 56, no. 7, pp. 2738-2745, Jul. 2009.
- [11] G. Chyun, G. C. Hsieh and J. C. Hung, "Phase-locked loop techniques-A survey", *IEEE Trans. on Ind. Electron.*, vol. 43, no. 6, pp.609-615, Dec. 1996.
- [12] F. Gonzalez-Espín, E. Figueres, and G. Garcera, "Garcera, An adaptive Synchronous reference frame phase-locked loop for power quality improvement in a polluted utility grid", *IEEE Trans. on Ind. Electron.*, vol.59, no.6, pp.2718-2731, Jun.2012.

Asian Power Electronics Journal, Vol. 8, No. 3, Dec 2014

- [13] C. H. da Silva, R. R. Pereira, L. E. B. da Silva, G. Lambert-Torres, B. K. Bose and S. U Ahn, "A digital PLL scheme for three-phase system using modified synchronous reference frame", *IEEE Trans. on Ind. Electron.*, vol.57, no.11, pp.3814-3821, Nov.2010.
- [14] X. Guo, W. Wu and Z. Chen, "Multiple-complex coefficient-filter based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks", *IEEE Trans. Ind.* on *Electron.*, vol.58, no.4, pp.1194-1204, Apr.2011.
- [15] P. Karuppanan and K. K. Mahapatra, "PLL with fuzzy logic controller based shunt active power filter for harmonic and reactive power compensation", in Proc. India Int. Conf. Power Electron., pp. 1-6, 2011.
- [16] F. Liccardo, P. Marino and G. Raimondo, "Robust and fast three-phase PLL tracking system", *IEEE Trans. Ind. on Electron.*, vol. 58, no. 1, pp. 221-231, Jan.2011.
- [17] M. K. Ghartemani, B. T. Ooi, and A. Bakhshai, "Application of enhanced phase-locked loop system to the computation of synchrophasors," *IEEE Trans. on Power Del.*, Vol. 26, No. 1, pp. 22-32, Jan. 2011.
- [18] M. K. Ghartemani, H. Mokhtari, M. R. Iravani, and M. Sedighy, "A signal processing system for extraction of harmonics and reactive current of single-phase systems", *IEEE Trans. on Power Del.*, vol. 19, no. 3, pp. 979-986, Jul.2004.
- [19] M. Karimi-Ghartemani and M. R. Iravani, "A method for synchronization of power electronic converters in polluted and variable-frequency environments", *IEEE Trans. on Power Syst.*, vol.19, no.3, pp.1263-1270, Aug. 2004.
- [20] B.Singh and Sabha Raj Arya, "Implementation of Single-Phase EnhancedPhase-Locked Loop-Based Control Algorithm for Three-Phase DSTATCOM", *IEEE Trans. on Power Del.*, vol. 28, no. 3, pp. 1516-1524, Jul.2013.
- [21] Bhimsingh, P.Jayaprakash, T.R.Somayajulu and D.P.Kothari, "Reduced Rating VSC With a Zig-Zag Transformer for Current Compensation in a Three-Phase Four-Wire Distribution System", *IEEE Trans. on Power Electron.*, vol. 24, no. 1, pp.249-259, Jan. 2009.
- [22] B. A. Cogbill and J. A. Hetrick, "Analysis of T-T connections of two single phase transformers," *IEEE Trans.* on Power App. Syst., vol. PAS-87, no.2, pp.388-394, Feb.1968.
- [23] Bhimsingh, P. Jayaprakash and D. P. Kothari, "A T-Connected Transformer and Three leg VSC based DSTATCOM for Power Qualitys Improvement", *IEEE Trans. on Power Electron.*, vol. 23, no. 6, pp.2710-2718, Nov. 2008.

BIOGRAPHIES



J. Bangarraju was born in Tanuku, India, in 1982.He received the B. Tech. degree in Electrical and Electronics Engineering from A.S.R College of Engineering, Tanuku in 2004 and the M.Tech degree from JNTU, Hyderabad in 2007. Presently working as Associate Professor in B V Raju Institute of Technology, Narsapur, Telangana, India. His area of interest includes Power Electronics and Drives, Power Quality, FACTS and Artificial neural networks. He is currently

working towards Ph.D degree at the Department of Electrical Engineering, JNTU Hyderabad, India. He is a life member of the Indian Society for Technical Education (ISTE) and Member of the Institute of Electrical and Electronics Engineers (IEEE).



V. Rajagopal was born in Kazipet, Warangal, India, in 1969. He received the AMIE (Electrical) degree from The Institution of Engineers (India), in 1999, M.Tech. Degree from the Uttar Pradesh Technical University India, in 2004 and Ph D degree in Indian Institute of Technology (IIT) Delhi India , in 2012.Presently working as Professor in B V Raju Institute of Technology, Narsapur, Telangana, India. His area of interest

includes power electronics and drives, renewable energy generation and applications, FACTS, and power quality. He is a life member of the Indian Society for Technical Education (ISTE) and the Institution of Engineers (India) (IE (I)) and a Member of the Institute of Electrical and Electronics Engineers (IEEE).



A. Jaya Laxmi was born in Mahaboob Nagar District, Andhra Pradesh, on 07-11-1969. She completed her B.Tech. (EEE) from Osmania University College of Engineering, Hyderabad in 1991, M. Tech.(Power Systems) from REC Warangal, Andhra Pradesh in 1996 and completed Ph.D.(Power Quality) from Jawaharlal Nehru Technological University, Hyderabad in 2007. She has five years of Industrial experience and 14 years

of teaching experience. Presently, working as Professor, Electrical & Electronics Engg., and Coordinator, Centre for Energy Studies, JNTUH College of Engineering, Jawaharlal Nehru Technological University Hyderabad, Kukatpally, and Hyderabad. She has 45 International Journals to her credit and also has 100 International and National papers published in various conferences held at India and also abroad. Her research interests are Neural Networks, Power Systems & Power Quality. She was awarded "Best Technical Paper Award" in Electrical Engineering from Institution of Electrical Engineers in the year 2006. Dr. A. Jaya laxmi is a Member of IEEE, Member of International Accreditation Organization (M.I.A.O), Fellow of Institution of Electrical Engineers Calcutta (F.I.E), Life Member of System Society of India (M.S.S.I), Life Member of Indian Society of Technical Education (M.I.S.T.E), Life Member of Electronics & Telecommunication Engineering (M.I.E.T.E), Life Member of Indian Science Congress (M.I.S.C).